SystemVerilog UVM SoC ARM CSS DDR4/DDR5 PCIe Gen5

RTL Design Verilog VHDL C++ Shell Python

Python Test automation Manual tests

Software Development C++ TCP/IP BGP DNS Firewall

Verilog SystemVerilog SoC ARM CSS DDR4/DDR5

veritas Quantum SAN Network Administration VMware

VHDL Verilog HLS ANSI C skrypt Tcl Python

Symantec/Broadcom Data Discovery Veritas Data Insight

FPGA Verilog HDL SystemVerilog

FPGA VHDL Verilog

Genesys NICE Verint SQL Cassandra SSDLC

SQL Power BI VertiPaq DAX Power Query

C VHDL Verilog Linux UART I2C SystemVerilog

C digital logic design Verilog ASIC development

C C++ Git SVN Verilog Ethernet SPI Bash

C++ SVN Git Verilog Ethernet C SPI Bash

ITIL CIS NIST Protegrity Symantec Broadcom

C++ Java JavaScript Swift Python TypeScript

I2C SystemVerilog FPGA Chisel Verilog UART

Cybersecurity Frameworks ITIL (Change/Incident/Continuity)

FPGA AMD Xilinx ModelSim VHDL Verilog

WebStorm IntelliJ IDEA JVM Version Control Systems

C C++ EMV Git QML Android NDK JNI C# CI/CD

RTL ASIC development digital logic design Chisel C Python

Testing Test automation QA Java Cucumber Jira

JVM Data analysis Azure Python Data Engineer SQL bash

Problem solving Analytical thinking

REST Python API design Linux Node.js

Data analysis Communication skills Supplier Management

Communication skills Supplier Management Contract Management

Business Analysis Agile Excel Scrum Data analysis

SQL SoapUI Jira Confluence

Testing Test automation QA Java Cucumber Jira Selenium

Zarządzanie relacjami z dostawcami

Analytical thinking Excel

Leadership Cybersecurity Oracle DB DB2 SQL Server MongoDB